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SiGe set for expansion
On the industrial front, the late summer
saw plenty of announcements from the
majors with high-level new foundry
process offerings. In particular, Atmel and
Sirenza Microdevices told the world that
Sirenza has shipped more than 100 million
SiGe high-performance RFICs. Others were
pitching in with even more capable 
foundry offerings with sights set on 
broader markets.
Likely the industry leader in merchant SiGe, IBM’
s SiGe foundry technology has reached its 4th
Generation. Called 8HP it has over double the
performance of the previous generation, it says.
As confirmation of its attraction to the industry,
Sierra Monolithics revealed that it had selected
8HP for demanding applications such as integrat-
ed very high speed fibre optic components, high
performance data converters and broadband
wireless transceivers.
The cost efficiency and high-speed performance
of today’ s SiGe technology makes it ideal for
applications in the area of telecommunications
and high-speed data transfer, e.g., for front-end
design (DECT, CDMA, Bluetooth etc.); 5.8GHz
WLAN; upcoming power amplifier designs with
new requirements (WCDMA, 802.11, Bluetooth
range extension, etc.); optical networking to
OC192 and higher, and almost any type of wire-
less and RF components.
Hoping to boost market share in these and
future markets, Infineon Technologies AG
unveiled its new B7HFe SiGe:C process technol-
ogy. Notable is Infineon opting for SiGe:C tech-
nology which, it claims, provides the world’ s
lowest noise figures for Si-based discrete transis-
tors of only 0.75dB at 6 GHz and high gain of up
to 19dB at 6 GHz.
Chip milestone
In other points of interest, fabless semiconductor
company, RF Magic said it would be using Jazz
Semiconductor’ s SBC35 0.35µm SiGe BiCMOS
process to help achieve the demanding perform-
ance specifications for DVB-T TV receivers.The
deal is to ship over two million RFICs, and builds
on a long-term partnership, which began with
their RF2000/RF3000 transceiver chipset for
Broadband Wireless Access applications. It has
also been shipping volume production of its
RF5000 Band Translation Switch IC for single
cable satellite outdoor units.This is currently
ramping volume production for its recently
announced RF4000 DVB-T silicon tuner.
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Infineon says its SiGe:C B7HFe process technology shatters
existing performance benchmarks for RF semiconductor
processes. This technology is the foundation for the latest
generation of ultra-low noise SiGe:C HBTs in standard,
proven, low-cost SOT343 (BFP740) and flatlead TSFP-4
(BFP740F) packages plus the BFP740 series in an ultra
small (1.0 x 0.6 x 0.4 mm) 3-pin TSLP-3 leadless package
is imminent.
Atmel's location in Heilbronn, Germany, where Atmel's SiGe HBT process has been manufac-
tured since 1998
As already noted, this year was a mile-
stone for Sirenza and its foundry supplier
Atmel. Sirenza launched the SGA amplifi-
er IC series in 2000, and was among the
first to market with SiGe products for RF
wireless and wireline products.Total unit
shipment volume passed the 100m mark
in the third quarter of 2005.“Surpassing
100m units is a significant milestone
which demonstrates Sirenza’ s volume
manufacturing capabilities as well as the
acceptance of SiGe, as the industry stan-
dard for wireless amplification,” said Kin
Tan, Sirenza’s VP, manufacturing and oper-
ations.“The popularity of these products
illustrates the RF performance, reliability
and price benefits of SiGe.”
Next generation
As the industry has become more confi-
dent and competent with the first gener-
ation of SiGe process and design, compa-
nies like Jazz Semiconductor have their
eyes on expanding their foundry opera-
tions from SiGe analog towards power
management and automotive.The first
step in this change came with Jazz
recently announcing availability of design
kits for its next generation 0.13-micron
process platform for advanced analog
and RF systems on chip.
Another example of this trend is illustrat-
ed by Cambridge Positioning Systems Ltd
(CPS) with partner LogicaCMG forming a
major pan-European project to drive new
mobile location technology and applica-
tions development for the Galileo satel-
lite programme. SiGe technology will
play a key role in its success. CPS is
already working with leading GPS com-
panies, such as Trimble and SiGe Semi-
conductors, on the development of low
cost E-GPS solutions.
The industry is well aware that SiGe will
not necessarily have it all its own way. RF-
CMOS has great potential too, so the mar-
ket could see some multiple technologies
being deployed before OEMs refine their
products and settle on one or maybe two.
This to satisfy often conflicting needs for
functionality, integration, reduced size,
increased performance, reliability and
reduced manufacturing cost. Competing
solutions revealed strengths in the 
different process technologies.
Advent of the WCDMA platform
has brought with it complexities
that are taxing both module and
IC makers.The search is definite-
ly on for a more elegant solution
to meet 3GPP and other specifi-
cations. Companies are bringing
to market some interesting new
processes. For example,
Peregrine Semiconductor is
pushing its UltraCMOS process.
These not only provide monolith-
ic integration, but also the requi-
site RF performance for multi-
band, multi-platform mobile com-
munications. Lately its HaRP
enhancements are offering lower
component costs and greater
integration of the front-end.
Integration 
Silicon-germanium has consider-
able attraction of course.Thanks
to the high integration of the
new chip from SiGe Semiconduc-
tor, the SE4110L, for example,
major reduction of BoM is possi-
ble via the elimination of exter-
nal LNA and, in some applica-
tions, the SAW filter. SiGe also
conserves battery life, since the
SE4110L has a typical current
draw of just 10mA from a 2.7-3.6V supply
and a standby current of less than 10µA.
“The SE4110L solves the primary chal-
lenges associated with embedded GPS
applications, including small size, low
power, and low price - all while raising
the bar for performance,” said Stuart
Strickland, product line director at SiGe
Semiconductor.
Finally, Innos has been working with a
project led by Imperial College London
that has demonstrated the potential for
high-speed low power applications using
strained-Si transistors. Innos was formerly
the world-renowned Silicon Fabrication
Facility at the University of Southampton.
The project, funded by the EPSRC, studies
the re-designing and fabricating of transis-
tors for applications in medicine.The
team developed a single chip that adds a
polycrystalline poly-SiGe layer on top of a
standard silicon layer.The poly-SiGe layer
is the structural layer of a micro-electro-
mechanical device that uses Coriolis
forces to sense the rate of turn, while the
underlying silicon includes CMOS circuit-
ry, to amplify the signal and convert it to
a digital one. Earlier this year, Innos and
the University of Newcastle delivered a
220% performance gain in strained-Si-SiGe
n-channel MOSFETs.
“While performance gains over Si controls
are impressive, theoretical predications for
strained-Si-SiGe MOSFETS had not been
achieved until now,” said Innos’ Dr Alec
Reader.“Significant performance gains in
terms of on-state drain current and maxi-
mum transconductance of up to 220%
have been demonstrated for strained-Si-
SiGe devices compared with Si controls.
Device performance is found to peak
using a virtual substrate composition of
Si0.75Ge0.25.”
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An AFM image of the surface of a Si0.49Ge0.51 virtual sub-
strate. Increasing growth temperature of these virtual sub-
strates leads to a severe reduction of both the field and pile-
up threading dislocation densities, while keeping a relatively
smooth cross-hatched surface, according to a new paper.*
The final Ge content (between 20% and 50%) has little
impact on the field threading dislocation density, say the
authors, whereas it does increase the pile-up threading dis-
location density. Such an increase seems to be influenced by
the surface roughness. This work, carried out inside the
NaNoTec and the Silicon Technology Platform Departments
of LETI, CEA-Grenoble, was supported by the Alliance
(STMicroelectronics, Philips and Freescale Semiconductors)
and by the EU IST NanoCMOS and MEDEA+Silonis Projects. 
*Paper entitled ‘ High germanium content SiGe virtual sub-
strates grown at high temperatures’  by Y. Bogumilowicz, et
al., at STMicroelectronics, CEA-DRT and cnMAT Group,
France. [Journal of Crystal Growth, 283, (3-4)346-355] 
(1 October 2005) Contact: Jean-Michel Hartmann 
(jmhartmann@sorbier.cea.fr).
